Index Terms-Built-in self-test (BIST), circuit under test (CUT), derived sequences, detectable error probability estimates, Hamming distance, optimal sequence mergeability, parity tree space compactors, sequence weights, space compaction, time compaction.
I. INTRODUCTION
A S THE electronics industry continues to grow, complex systems and the high level of integration continue to increase, better and more effective testing methods that ensure reliable operations of chips, integrated in complex digital systems, are always needed. The concept of testing has a broad applicability, and finding highly sophisticated testing techniques that ensure correct system performance has become increasingly important [1] - [30] . Consider, for example, medical tests and diagnoses instruments, air plane controllers, and other safety-critical systems that have to be tested before (off-line testing) and during use (on-line testing). Another application where failure can have severe economic consequences is real-time transactions processing. The testing process in all these circumstances must be fast and effective to guarantee that such systems operate correctly. The cost of testing integrated circuits (ICs) is rather prohibitive; it ranges from 35% to 55% of their total manufacturing cost. Besides, testing a chip is also time consuming, taking up to about one-half of the total design cycle time [4] . The amount of time available for manufacturing, testing, and marketing a product, on the other hand, continues to decrease. Moreover, as a result of global competition, customers demand lower cost and better quality products. Therefore, in order to achieve this higher quality at lower cost, testing techniques have to be improved. The conventional testing techniques of digital circuits require application of test patterns generated by a test pattern generator (TPG) to the circuit under test (CUT) and comparing the responses with known correct responses. However, for large circuits, because of higher storage requirements for the fault-free responses, the test procedures become rather expensive and thus alternative approaches are sought to minimize the amount of needed storage [3] .
Built-in self-testing (BIST) is a design methodology that has the capability of solving most of the problems encountered in testing digital systems. It combines the concepts of both built-in test (BIT) and self-test (ST) in one, termed built-in self-test (BIST). In BIST, test generation, test application, and response verification procedures are accomplished through built-in hardware [2] , [3] , [5] , [7] , [8] . It allows different parts of a chip to be tested in parallel, reducing the required testing time. It also simplifies the need for external test equipment. As the cost of testing is becoming the major component of the manufacturing cost of a new product, BIST tends to reduce manufacturing, test, and maintenance costs, and also improves diagnosis. Several companies such as Motorola, AT&T, IBM, and Intel have incorporated BIST in many of their products [6] , [7] . AT&T, for example, has incorporated BIST into more than 200 of their chips. The three large PLAs and microcode ROM in the Intel 80 386 microprocessor were built-in self-tested [7] . The general-purpose microprocessor chip, Alpha AXP21164, and Motorola microprocessor 68020, were also tested using BIST techniques [6] , [7] .
BIST is widely used to test embedded regular structures that exhibit a high degree of periodicity such as memory arrays (SRAMs, ROMs, FIFOs, and registers). This type of circuits does not require complex extra hardware for test generation and response compaction. Also, including BIST in these circuits can guarantee high fault coverage with zero aliasing. Unlike regular circuits, random-logic circuits cannot be adequately tested only with BIST techniques, since generating adequate on-chip test sets using simple hardware is a difficult task to be accomplished. Moreover, since test responses generated by random-logic circuits seldom exhibit regularity, it is extremely difficult to ensure zero-aliasing compaction. Therefore, random-logic circuits are usually tested using a combination of BIST, scan design techniques, and external test equipment.
In a typical BIST environment, as shown in Fig. 1 , a TPG sends its outputs to a CUT, and output streams from the CUT are fed into a test data analyzer. A fault is detected if the test sequence is different from the response of the fault-free circuit. The test data analyzer is comprised of a response compaction unit (RCU), a storage for the fault-free responses of the CUT, and a comparator.
To reduce the amount of data represented by the fault-free and the faulty CUT responses, data compression is used to create signatures (short binary sequences) from the CUT and its corresponding fault-free circuit. Signatures are compared and faults are detected if a match does not occur. BIST techniques may be used during normal functional operating conditions of the unit under test (on-line testing), as well as when a system is not carrying out its normal functions (off-line testing). In the case where detecting real-time errors is not that important, systems, boards, and chips can be tested in off-line BIST mode. BIST techniques use pseudorandom, or pseudoexhaustive TPGs, or on-chip storing of reduced test sets. Today, testing logic circuits exhaustively is no longer used, since only a few test patterns are needed to ensure full fault coverage for single stuck-type faults [6] . Reduced pattern test sets can be generated using algorithms such as FAN, and others. Built-in test generators can often generate such reduced test sets at low cost, making BIST techniques suitable for on-chip self-testing.
This paper focuses on the response compaction process of built-in self-testing techniques which translates into a process of reducing the test response to a signature. Instead of comparing bit-by-bit the fault-free responses to the observed outputs of the CUT as in conventional testing methods, the observed signature is compared to the correct one, thereby reducing the storage needed for the correct circuit responses [3] , [7] , [30] . A block diagram of the output data compaction scheme is given in Fig. 2 , where the test data analyzer consists of a compaction unit, a comparator, and a storage (memory device). The compaction unit, in its turn, can be divided into a space compaction unit and a time compaction unit.
In general, input sequences coming from a CUT are fed into a space compactor, providing output streams of bits such that ; most often, test responses are compressed into one sequence ( ). Space compaction brings a solution for the problem of achieving high-quality BIST of complex chips without the necessity of monitoring a large number of internal test points; it reduces testing time and area overhead by merging test sequences coming from these internal test points into a single stream of bits. This single bit stream of length is eventually fed into a time compactor, and a shorter one of length is obtained at the output. The extra logic representing the compaction circuit must be as simple as possible, to be easily embedded within the CUT, and should not introduce signal delays that affect either the test execution time or the normal functionality of the circuit being tested. In addition, the length of the signature must be as short as it can be in order to minimize the amount of memory needed to store the fault-free signatures. Also, signatures obtained from faulty output responses and their corresponding fault-free signatures should not be the same, which unfortunately is not always the case.
A fundamental problem with compaction techniques is error masking or aliasing [3] , [7] , [36] , [37] , which occurs when the signatures of a faulty output response map to the fault-free signatures, usually calculated by identifying a good circuit, applying test patterns to it, and then having the compaction unit generate the fault-free references. Aliasing causes loss of information, which affects the testing quality of BIST and reduces the fault coverage (the number of faults detected, after compaction, over the total number of injected faults). Several methods have been suggested in the literature for computing the aliasing probability. The exact computation of this aliasing probability is known to be an NP-hard problem [29] . In practice, high fault coverage, over 99%, is required and hence, any space compression technique which maintains more percentage error coverage information would have to be considered for investigation.
The subject paper deals with the general problem of designing and analyzing efficient space compaction techniques for BIST of VLSI circuits using compact test sets. The techniques are based on identifying certain inherent properties of the test output responses of the CUT, together with the knowledge of failure probabilities. The major objective is to develop methods for space compaction that are simple, suitable for on-chip self-testing, require low area overhead, and have little adverse impact on circuit performance. With that objective in view, the optimal mergeability criteria of output sequences are developed utilizing concepts of Hamming distance, sequence weights, and derived sequences for a pair of outputs, and the effects of failure probabilities on the optimal mergeability criteria of output sequences are analyzed as well. The techniques proposed achieve a high fault coverage for single stuck-line faults, with low CPU simulation time, and acceptable area overhead, as evident from extensive simulation results on ISCAS 85 combinational benchmark circuits, under condition of both stochastic independence and dependence of single and double line errors.
The material in the paper is organized as follows: Section I provides a brief introduction of the conventional methods for test generation of digital ICs, with particular emphasis on BIST. In Section II, several existing space and time compaction techniques are briefly discussed. Section III introduces certain important properties of circuit responses for the purpose of developing optimal mergeability criteria for the design of space compactors on the assumption of stochastic independence of single and double line errors. Section IV describes the design of compaction trees for multi-output circuits based on proposed optimal mergeability criteria which assume stochastic dependence of single and double line errors. Section V gives experimental results based on extensive simulations of the ISCAS 85 combinational benchmark circuits with FSIM, ATALANTA, and COMPACTEST, while Section VI provides concluding remarks, emphasizing effectiveness, advantages, and limitations of the proposed design algorithms.
II. OVERVIEW OF TEST COMPACTION TECHNIQUES
In this section, we review some of the important test compaction techniques for BIST that have been proposed in the literature. We describe them briefly, concentrating on some of their relevant properties like the area overhead, fault coverage, signature length, and error masking probability. We first briefly examine some time compaction methods like ones counting, syndrome testing, transition counting, signature analysis, and others, though our concern in this paper is space compaction. Ones counting [12] uses as its signature the number of ones in the binary circuit response stream. The hardware that represents the compaction unit consists of a simple counter, and is independent of the CUT; it only depends on the nature of the test response. Signature values do not depend on the order in which the input test patterns are applied to the CUT. In syndrome counting [13] , all the 2 input patterns are exhaustively applied to an -input combinational circuit. The syndrome , which is given by the normalized number of 1s in the response stream, is defined as , being the number of minterms of the function being implemented by the single-output CUT. Any switching function can be so realized that all its single stuck-line faults are syndrome-testable. Transition counting [14] counts the number of times the output bit stream changes from 1 to 0 and vice versa. In transition counting, the signature length is less than or equal to , being the length of a response stream. The error masking probability takes high values when the signature value is close to , and low values when it is close to 0 or . In Walsh spectral analysis [15] , switching functions are represented by their spectral coefficients which are compared to known correct coefficients values. In a sense, in this method, the truth table of the given switching function is basically verified. The process of collecting and comparing a subset of the complete set of Walsh functions is described as a mechanism for data compaction. The use of spectral coefficients promises higher percentage of error coverage, whereas the resulting higher area overhead for generating them is deemed as a disadvantage [16] .
In parity checking [1] , the response bit stream coming from a CUT reduces a multitude of output data to a signature of length 1 bit. The single bit signature has a value that equals the parity of the test response sequence. Parity checking detects all errors involving an odd number of bits, while faults that give rise to an even number of error bits are not detected. This method is relatively ineffective since a large number of the possible response bit streams from a faulty circuit will result in the same parity as that of the correct bit stream. All single stuck-line faults in fanout-free circuits are detected by the parity check technique. Signature analysis [17] is probably the most popular time compaction technique currently available. It uses linear feedback shift registers (LFSRs) consisting of flip-flops and exclusive-or gates. The signature analysis technique is based on the concept of cyclic redundancy checking (CRC). LFSRs are used for generating pseudorandom input test patterns, and for response compaction as well. The nature of the generated sequence patterns is determined by the LFSR's characteristic polynomial as defined by its interconnection structure. A test-input sequence is fed into the signature analyzer, which is divided by the characteristic polynomial of the signature analyzer's LFSR. The remainder obtained by dividing by over a Galois field such that . represents the state of the LFSR, being the corresponding quotient. In other words, represents the observed signature. Signature analysis involves comparing the observed signature to a known fault-free signature . An error is detected if these two signatures differ. Suppose that is the correct response and is the faulty one, where is an error polynomial; it can be shown that aliasing occurs whenever is a multiple of . Different methods for computing and reducing the aliasing probability in signature analysis have been proposed, viz. the signature analysis model proposed by Williams et al. [18] which uses Markov chains and derives an upper bound on the aliasing probability in terms of the test length and probability of an error occurring at the output of the CUT. Another approach to the computation of aliasing probability is presented in [19] . An error pattern in signature analysis causes aliasing, if and only if, it is a codeword in the cyclic code generated by the LFSR's characteristic polynomial. Unlike other methods, the fault coverage in signature analysis may be improved without changing the test set. This can be done by playing with the length of the LFSR, or by using a different characteristic polynomial . As demonstrated in [20] , for short test length, signature analysis detects all single-bit errors. However, there is no known theory that characterizes fault detection in signature analysis.
Testing using two different compaction schemes in parallel has also been extensively investigated. The combination of signature analysis and transition counting is analyzed in [21] , which shows that using simultaneously both techniques leads to a very small overlap in their error masking. As a result of using two different compaction schemes in parallel, the fault coverage is improved, while the fault signature size and hardware overhead are greatly increased.
We will now examine several space compaction techniques that have been proposed in the literature, and some of which are in actual industrial use. Some of the common space compression techniques include the parity tree space compaction, hybrid space compression (HSC), dynamic space compression (DSC), quadratic functions compaction (QFC), programmable space compaction (PSC), and cumulative balance testing. The parity tree compactor circuits [22] , [23] are composed of only exclusive-or gates. An exclusive-or gate has very good signal-to-error propagation properties which are quite desirable for space compression. Functions realized by parity tree compactors are of the form . The parity tree space compactor propagates all errors that appear on an odd number of its inputs. Thereby, errors that appear on an even number of parity tree circuit inputs are masked. As experimentally demonstrated, most single stuck-at line faults are detected using pseudorandom input TPGs and reduced test sets.
The HSC technique, originally proposed by Li and Robinson [24] , uses , , and logic gates as output compression tools to compress the multiple outputs of the CUT into a single line. The compaction tree is constructed based on the detectable error probability estimates . A modified version of the HSC method, DSC, was subsequently proposed by Jone and Das [25] . Instead of assigning static values for the probabilities of single errors and double errors , the DSC method dynamically estimates those values based on the CUT structure during the computation process. The values of and are determined based on the number of single lines and shared lines connected to an output. A general theory to predict the performance of the space compression techniques was also developed in [25] . Experimental results show that the information loss, combined with the syndrome counting as time compactor, is between 0% and 12.7%. DSC was later improved in [26] , in which some circuit-specific information is used to calculate the probabilities. However, either HSC or DSC does not provide an adequate measure of fault coverage because they both rely on estimates of error detection probabilities.
QFC [27] uses quadratic functions to construct the space compaction circuit, and has been shown to reduce aliasing. In QFC, the observed output responses of the CUT are processed and compressed in a serial fashion based on a function of the type where and are blocks of length , for . A new approach, PSC, has recently been proposed for designing low-cost space compactors that provide high fault coverage [28] . In PSC, a circuit-specific space compactor is designed to increase the likelihood of error propagation. However, PSC does not guarantee zero aliasing. A compaction circuit that minimizes aliasing and has the lowest cost can only be found by exhaustively enumerating all (2 ) -input Boolean functions, where represents the number of primary outputs of the CUT.
A new class of space compactors based on parity tree circuits was recently proposed by Chakrabarty and Hayes [7] . The method is based on multiplexed parity trees (MPTs), and introduces zero aliasing. MPTs perform space compaction of test responses by combining the error propagation properties of multiplexers and parity trees through multiple time-steps. The authors show that the associated hardware overhead is moderate, and a very high fault coverage is obtained for faults in the CUT including even those in the compactor.
In this paper we present new methodologies for test output compression in space in the context of BIST of digital ICs. The suggested techniques make use of ( ), ( ), and ( ) gates as appropriate to construct an output compaction tree that compresses the multiple outputs of the CUT to a single line. The actual gate selection is done on the basis of optimal mergeability criteria that were developed utilizing the concepts of Hamming distance, sequence weights, and derived sequences, as will be obvious from the discussions that follow.
III. DESIGNING COMPACTION TREE BASED ON SEQUENCE CHARACTERIZATION AND STOCHASTIC INDEPENDENCE OF ERRORS
The principal idea in space compaction is to compress functional test outputs of the CUT possibly into one single test output line to derive the CUT signature without sacrificing too much information in the process. Generally, space compression has been accomplished using gates in cascade or in a tree structure [22] , [25] , [26] , [29] . We will adopt a combination of both cascade and tree structures (cascade-tree) for our framework with ( ), ( ), and ( ) operators. The logic function to be selected to build the compaction tree will be determined by the characteristics of the sequences which are inputs to the gates based on some optimal mergeability criteria. We also assume a syndrome counter [13] at the output of the two-input gates of the compaction tree as shown in Fig. 3 . The basic theme of the proposed approaches is to select a suitable gate to merge two candidate output lines of the CUT under conditions of stochastic independence and stochastic dependence of single and double line errors, using sequence characterization developed in the paper. In the following sections the mathematical basis of the proposed approaches are first given with the introduction of appropriate notations and terminologies.
A. Mathematical Basis for the Proposed Approaches-Hamming Distance, Sequence Weights, and Derived Sequences
Let represent a pair of output sequences of a CUT of length , where the length is the number of bit positions given in Example 1, we have shown that and . By the above property, when no ambiguity arises, we will denote 1-weights and 0-weights for the derived sequence pair by simply and , respectively. The length of the derived sequence pair will be denoted by , where , as four sequence streams at the output of a CUT. Let and be grouped to form two distinct output pairs, and , be, respectively, their corresponding derived pairs, where ----and --. In this case, both the derived sequence pairs have the same length , but they are not identical.
In general, however, it is not expected that any two distinct pairs of sequences at the output of a CUT will be identical, and hence the possibility of the corresponding derived pairs being identical is also rather remote.
B. Optimal Mergeability Criteria and Gate Selection Definition 3:
The maximum expectation of error, , for two-input logic functions, given two input sequences of length , is defined as the sum of all single line errors ( ) and all double line errors ( ).
This definition assumes stochastic independence of single and double line errors, and thus includes all of the possibilities of error occurrence. The concept of stochastic independence [31] is that, given a set of events, these events are individually determined by properties that are in no way interrelated. Mathematically, we define two events and to be stochastically independent if , denoting the probability of an event. We agree to accept this definition even if or . In a practical situation, two events may be taken to be stochastically independent if there is no causal relation, either temporal or spatial between them, that is, if they are causally independent [32] . We will later enlarge the scope of our discussion, deviating from the assumption of independence of single and double line errors at the CUT output, to include the situation where their appearance will be dependent on some causal relation, so that we can assign distinct probabilities to their occurrence in different lines. Now, let be the number of single line errors and be the number of double line errors detected at the output of a gate . For the output sequence pair given in Example 1, the maximum expectation of error, , for two-input logic functions is . Definition 4: The maximum detectable error, , for two-input logic functions, given an input sequence pair of length , when the gate type is , is defined as . Proof: As before, since the Hamming distance is , if one sequence has a 0, the other has a 1 in the corresponding position for all the bits. If an gate is used for merger, only single errors that make both sequences 0 will be detectable, and hence single line errors are detected. Similarly, single line and double line errors are detected, if is the 0-weight of the derived sequence pair. Likewise, if is the 1-weight of the derived sequence pair, only double line errors making both sequences 0 in the corresponding positions will be detected.
The undernoted theorems develop optimal mergeability criteria for output sequences under conditions of stochastic independence of single and double line errors in a CUT. 
C. Algorithm 1
The algorithm for the implementation of the proposed space compaction method based on optimal mergeability of output sequence pairs, assuming stochastic independence of single and double line errors, is now given underneath in a pseudocode format. } Select the sequence pair for optimal merger that has the maximum value, choosing one arbitrarily when there is a tie.
Compute the corresponding new output sequence using the chosen gate.
Discard the sequence pair which will no longer be used as a result of this selection.
current_stage } Example 3: Consider the ten-line decimal-to-8421 BCD converter shown in Fig. 4(a) . The circuit has nine primary inputs , , and , and four primary outputs , and . For the ten grouped input test patterns, the fault-free output patterns are shown in Table II .
There are only six output sequence pairs , ;
; to consider in the first stage. The Hamming distances of all sequence pairs are computed and given as follows:
Furthermore, the 0-weights and 1-weights, and , respectively, of the different derived sequence pairs corresponding to the original sequence pairs are as follows:
Since ( ) is greater than and for every pair of sequences, therefore every pair is optimally mergeable with an
gate. An gate is selected to merge and chosen arbitrarily. The remaining sequences and are also merged with an gate. The two output II  FAULT-FREE OUTPUT PATTERNS FOR THE TEN-LINE DECIMAL-TO-8421 BCD CONVERTER sequences in the subsequent stage turn out to be also gate mergeable; so they are merged with an gate to complete the compression tree. The circuit with the corresponding compression tree is shown in Fig. 4(b) .
The ten-line decimal-to-8421 BCD converter has 58 single stuck-line faults, two undetectable faults at and (the effect of lines 11 and 12 being stuck-at-0 is not visible at output ), 34 equivalent faults, and 22 single stuck-line faults in its collapsed fault set. All detectable single stuck-at faults are injected into the circuit. The fault effect for this circuit at the outputs with the test set of Table II is shown in Table III . The fault-free space compactor response for the 10 input test vectors is the following single 10-bit stream . If our space compactor is followed by a time compactor (i.e., syndrome counter), the resulting fault-free signature for the output stream is simply the number of ones which will be equal to 5 in this case. This fault-free signature is saved in memory to be compared to the faulty signatures in order to determine the percentage of fault information loss.
The faulty signatures corresponding to the single line faults are, respectively, the following: . Comparing all the faulty signatures to the expected signature, we notice that two of the faulty signatures match the fault-free signature. Therefore, 56 detectable faults are injected into the circuit and the percentage of loss before compaction is 0.00%. Furthermore, we calculate percentage of fault coverage at the output of the space compactor by comparing the fault-free stream bits to the faulty stream bits at the output of the compactor. The number of undetected faults turns out to be 5 at the output of the space compactor. Hence the percentage of fault coverage at the output of the compressor equals to 91.07% which is equivalent to 8.93% fault loss.
IV. DESIGNING COMPACTION TREE ASSUMING STOCHASTIC DEPENDENCE OF SINGLE AND DOUBLE LINE ERRORS
In the preceding sections, we presented new compression technique for response data streams of a CUT on the assumption of stochastic independence of single and double line errors. In this section, we will digress from that notion and develop our optimal gate selection criteria based on the assumption that probabilities of errors have an important role to play in the overall selection process. The following discussions exclusively deal with developing technique for the construction of compaction trees of a CUT, when single and double line errors are considered stochastically dependent rather than independent.
A. Effects of Error Probabilities in Selection of Gates for Merger
Li and Robinson [22] defined the detectable error probability estimate, , for a two-input logic function, given two input sequences of length , as follows: where probability of single error effect felt at the output of the CUT; probability of double error effect felt at the output of the CUT; number of single line errors at the output of gate , if gate is used for merger; number of double line errors at the output of gate , if gate is used for merger. Based on the computation of the detectable error probability estimate of Li and Robinson as given above, we deduce the following results that profoundly influence the selection of gates for optimal merger. Li and Robinson criteria may result in a compression network that is different from the one that will result based on the selection criteria given above, even if the same probability estimate of Li and Robinson is used as the guide to selection.
Proof: The proof is provided by the following counter example.
Consider the following three sequences By Li and Robinson criteria, we will merge and , while according to our selection criteria, and will be merged with an gate because for equals 0.81, for also equals 0.81, whereas for equals 0.87, which is obviously the largest value of the probability estimate, , assuming and . The next theorem establishes that the gate selection based on the aforementioned results follows a stricter guideline as opposed to the criteria used by Li and Robinson.
Theorem 17: The use of the detectable error probability estimate, , as suggested by Li and Robinson and discussed earlier, gives a weaker condition in gate selection for output merger in the construction of compression networks compared to the selection criteria proposed in Theorems 13-16.
Proof: The proof is provided by the following example. Consider the following four output sequences All the sequence pairs , , , , , and have the same characteristics, that is, , , and . For and , the corresponding probability estimates of all the sequence pairs are the following:
Since the sequence pairs have the same probability estimates, any one can be selected for optimal merger [e.g.,
]. Now, if we use Li and Robinson criteria to merge the selected output sequences, then we will have to decide between choosing or gates (both have the same probability estimates). However, according to our mergeability criteria, an gate should be used for optimal merger because is greater than . This shows that our selection criteria are stronger than Li and Robinson selection criteria for output merger in the construction of compaction networks.
We now prove an important theorem concerning gate selection for optimal merger with certain particular but generally chosen values of the probabilities and for single and double line errors, respectively.
Theorem 18: The gate selection criteria established earlier under condition of stochastic independence of single and double line errors at the output of a CUT remain unchanged even under condition of stochastic dependence of single and double line errors based on computation of the detectable error probability estimates , following the empirical formula of Li We thus see that our gate selection criteria need not be changed even under condition of stochastic dependence of errors when the probabilities are: and , which considerably simplifies the computational problem involved with detectable error probability estimates, .
B. Algorithm 2
The pseudocode description of the algorithm to construct the space compaction trees for a CUT, on the assumption of different probability values for single and double line errors (i.e., stochastic dependence of single and double line errors) is now given below.
Define the probability of single ( ) and Compute the corresponding new output sequence using the chosen gate.
Discard sequence pair which will no longer be used as a result of this selection. current_stage }
C. Input Sequence Length
Apparently, the length of the test-input patterns applied to the CUT plays an important role in the construction of the circuit's compaction trees. The type of logic gate to be used along with the pair of lines to be selected for optimal merger may change simultaneously with the modification of the input test length . Furthermore, as will be shown in the results section, the input test length has a significant effect on the percentage of faults coverage for the CUT.
Example 4: Consider the three sequences used in Example 1 before, viz. , , and . All of the sequences are of length . We have shown that according to our selection criteria, and will be used for optimal merger. If we now consider the same sequences, each increased by 6 bits of 1 (with ), we now have the new sequences as follows: , , and . Currently, and have to be selected for optimal merger (assuming and ). Example 5: Once again, consider the ten-line decimal-to-8421 BCD converter as shown in Fig. 4(a) . The circuit has six sequence pairs , ; ; to be considered in the first stage. The Hamming distances of all sequence pairs are calculated as follows:
; ; . The 0-weights and 1-weights of the derived sequence pairs are: ; ; ; ;
. Each pair of sequences has a different number of single ( ) and double ( ) line errors at the output of gate , if gate is used for merger. The pair has got , , , , , and . Of the corresponding probability estimates, has the highest value (assuming and ). Therefore, and are to be selected for optimal merger in the first stage. They are merged with an OR gate since both the optimal mergeability conditions and are not satisfied, and . The two output sequences and in the subsequent step turn out to be also gate mergeable (and merged with an OR gate), while in the last stage, and are merged with an AND gate, thus completing the compaction tree. The circuit with the compression tree is shown in Fig. 5 . Table IV summarizes the results on the construction of compaction trees for different values of the probabilities of single and double error effects felt at the output of the CUT.
All of the 56 detectable single stuck-at line faults are injected into the circuit, and their effects at the outputs of the circuit are shown in Table III ) probability values being, respectively, (1.0, 0.0), (0.66, 0.33), (0.9, 0.1), and (0.95, 0.05), the compressor is simply a parity tree circuit which is a much better compressor for this circuit (91.07% fault coverage), as seen previously in the case when stochastic independence of single and double line errors was assumed.
V. EXPERIMENTAL RESULTS
To demonstrate the feasibility of the proposed new space compression schemes, independent simulations were performed on various ISCAS 85 combinational benchmark circuits. We have used ATALANTA [33] (fault simulation program developed at the Virginia Polytechnic Institute and State University) to generate the fault-free output sequences needed to construct our space compactor circuits and to test the benchmark circuits using reduced test sets accompanied with a random test session, FSIM fault simulation program [34] to generate pseudorandom test sets, and COMPACTEST [35] program to generate the reduced test sets that detect most detectable single stuck-at faults for all the benchmark circuits. For each circuit, we determined the number of test vectors used construct the compactors for all the different ISCAS 85 benchmark circuits on a SUN SPARC 5 workstation were in the range of 2.0-102.0 s. For comparison purposes, we used a parity tree space compactors as our benchmark, composed of gates, that propagates all errors that appear on an odd number of inputs, and is, therefore, considered ideal for space compaction. With the parity tree space compactor as reference, we have simulated some combinational benchmark circuits to demonstrate the feasibility of the proposed schemes of constructing compaction trees using sequence characterization based on our concepts of Hamming distance, sequence weights, and derived sequences.
To give an idea of how our space compactor looks, we have drawn the space compaction circuits for the c432 benchmark circuit comprised of 160 gates, 36 primary inputs, and seven primary outputs, corresponding to different probability values for single and double line errors. Fig. 6(a) shows the space compactor assuming stochastic independence of single and double line errors. The hardware overhead for the space compactors shown in Fig. 6(a) -(e), measured by the weighted gate count metric (viz. gate count average fanin), is 3.44%. It is about 10% less area than what was recently measured by an MPT space compactor [7] which provides zero-aliasing.
Tables V-VII show the fault coverage and simulation CPU time for all the ISCAS 85 combinational benchmark circuits without compactors using FSIM, ATALANTA, and COM-PACTEST, respectively. ATALANTA provides 100% fault coverage for c17 and c880 benchmark circuits, and within the range of 95-99% for other circuits. The fault coverage is much higher than what is provided by FSIM in almost all cases.
Tables VIII-X show the simulation results for all the benchmark circuits with their compactors when stochastic independence of single and double line errors is assumed, using FSIM, ATALANTA, and COMPACTEST, respectively. Tables XI-XIII show the number of applied test vectors, simulation CPU time, and percentage fault coverage for all the benchmark circuits using FSIM, ATALANTA, and COM-PACTEST, respectively, for the following probability values of single and double line errors: ( ) equals (0.9, 0.1), while We also simulated all the benchmark circuits using FSIM for pseudorandom testing when stochastic independence as well as dependence of single and double line errors were assumed, using the same test sets in both cases. Table XV shows the simulation results for all the circuits before compaction. Table XVI shows the simulation results for all these circuits after compaction, and assuming stochastic independence of single and double line errors.
Moreover, we simulated all the ISCAS 85 benchmark circuits with parity tree space compactors using FSIM and ATALANTA, respectively. Tables XVII and XVIII show the corresponding results when the circuits were simulated after being compacted. Table XIX shows the simulation results using ATALANTA for all the benchmark circuits after compaction, and when faults were not considered in compressors. Table XX, on the other hand, shows the simulation results for pseudorandom testing using FSIM with parity tree as a space compressor, when the same test sets are applied as used in Table XV . More simulation results on the benchmark circuits could be found in [30] . It is evident that the percentage fault coverage using COMPACTEST all respects with the parity tree space compactors, which we used in this study as our benchmark. For some circuits, we even obtained better fault coverage with reduction in the CPU time We also estimated the hardware overhead of the compressors for the different ISCAS 85 combinational benchmark circuits and found it to be as small as 1-5% in most cases, and within 15% for three of the benchmark circuits. Table XXI shows the hardware overhead estimates for all the ISCAS 85 benchmark circuits. To estimate the hardware overhead, we used the ratio of the weighted gate count metric (that is, number of gates or gate count average fanin) of the compressor and that of the total circuit comprised of the CUT and space compactor.
VI. CONCLUDING REMARKS
The design of space-efficient BIST support hardware is of great importance in the design and fabrication of digital ICs. The present paper reports compression techniques of test data outputs for digital combinational circuits which facilitate the design of such kinds of space-efficient support hardware. The proposed techniques use ( ), ( ), and ( ) gates as appropriate to construct an output compaction tree that compresses the outputs of the CUT to a single line. The compaction tree is generated based on sequence characterization and using the concepts of Hamming distance, sequence weights, and derived sequences. The logic functions selected to build the compression tree are determined solely by the characteristics of the sequences which are inputs to the gates. The optimal mergeability criteria were obtained on the assumption of both stochastic independence and dependence of single and double line errors. When we do not assume the stochastic independence case for single and double line errors (i.e., errors in the different lines occur independent of each other), we find that error occurrence probabilities play a distinct role in the selection of gates for merger in most cases. In this latter case (stochastic dependence), output bit stream selection is based on calculating the detectable error probability estimates using an empirical formula developed by Li and Robinson. It should be recalled that the effectiveness of the proposed approaches is critically dependent on the probabilities of error occurrence in different lines of the CUT, and this dependence may be affected by the circuit structure, partitioning, etc., that is, by the number of inputs, outputs, internal lines, and types of gates it is designed of and the way it is partitioned. Any given circuit structure has well defined features which might change based on evolving design practices with technology trends. If the ISCAS 85 benchmark circuits were constructed based on some recent technology like FPGA for instance, the corresponding space compactors that need be designed based on such modified circuits structure might as well be different. Besides, in actual situations, the probability values for error occurrence in particular circuits have to be experimentally determined, that is, these are a posteriori probabilities rather than a priori probabilities. If the circuit structure changes, these probability values change and obviously the corresponding compression networks that have to be designed based on optimal mergeability criteria change as well. Furthermore, another point should be noted here also. Since the empirical formula used for computing the detectable error probability estimates in our gate selection process uses exact values of these a posteriori probabilities of error occurrence, unless the formula is modified, whenever only intervals on the probability values are given rather than exact values, they cannot be used as such in the gate selection process, except only to provide two extremes of selections consistent with the probability intervals. Since the major thrust of this paper is in devising efficient methods of synthesizing compaction networks which provide improved fault coverage for fixed complexity, thereby realizing a tradeoff in terms of coverage and complexity (storage) than conventional techniques, the complexity issues were not addressed in depth in the current study. From the analytical viewpoint, the major issue involves the computation of the detectable error probability estimates, which is rather simple in the present case because of two-line mergers, compared to that in the case of generalized mergeability [3] , where the computation is really intensive.
Also, in this work, as is evident, we did not emphasize designing zero-aliasing compressor [36] , [37] but rather endeavored to reinforce the connection between the input test sets and their length and their reduction into recommended algorithms in the construction of the compaction tree. Loss of information may not be completely avoided when the size of all output responses is reduced. Therefore, depending on the amount of information loss, the corresponding space compactor designs will be affected. In our design experiments we used the reduced test sets provided by ATALANTA and COMPACTEST to simulate all the ISCAS 85 combinational benchmark circuits. Even though these reduced input test sets are not the minimal test sets needed to ensure a 100% fault coverage, experimental results indicate that the designed space compactors are comparable in all respects with the parity tree space compactor which we used as our benchmark, and which propagates all errors that appear on an odd number of inputs and is usually considered ideal for ad hoc space compaction.
Some of the advantages inherent in the proposed methods of space compression are their simplicity and the resulting low area overhead with improved fault coverage for fixed complexity for the designed compactors, which might make them suitable in a VLSI design environment as BIST support hardware, even though they do not guarantee 100% fault coverage. The techniques were illustrated through designing space compactors for all benchmark circuits with elaborate details. Finally, testing can be combined with efficient input test patterns to synthesize BIST circuits that provide more than 99% fault coverage with small CPU simulation time and low area overhead. Quite recently new methodologies were developed by the authors to design even zero-aliasing space compressors utilizing the aforementioned concepts, based on the assumption of multiple output line errors occurring in circuits under conditions of stochastic dependence. , 1984) . Dr. Das is the 1996 recipient of the IEEE Computer Society's highly esteemed Technical Achievement Award for his pioneering contributions in the fields of switching theory and modern digital design, digital circuits testing, microarchitecture and microprogram optimization, and combinatorics and graph theory. He is also the 1997 recipient of the IEEE Computer Society's Meritorious Service Award for excellent service contributions to IEEE TRANSACTIONS ON VLSI SYSTEMS and the Society, and was elected a Fellow of the Society for Design and Process Science, USA, in 1998, for his accomplishments in integration of disciplines, theories and methodologies, development of scientific principles and methods for design and process science as applied to traditional disciplines of engineering, industrial leadership and innovation, and educational leadership and creativity. In recognition as one of the distinguished core of dedicated volunteers and staff whose leadership and services made the IEEE Computer Society the world's preeminent association of computing professionals, he was made a Golden Core Member of the Computer Society in 1998. He is also the recipient of the IEEE Circuit and Systems Society' 
